21.10.2025 aktualisiert

FS
100 % verfügbar

Rf designer

Krailling, Deutschland
Weltweit
Krailling, Deutschland
Weltweit

Profilanlagen

Cv.pdf

Skills

4G (Telecommunication)3GPPForschungAltium DesignerAutomatisierungDatenbankenMobile Device ManagementFirmwarePythonMatlabSimulationen5G NRElektromagnetische VerträglichkeitFront End
Cruise( part of GM Inc.), Munich March 23 – present
RF Specialist for autonomous vehicle radar detectors
- 77GHz RF system analysis with cadence AWR. Link budget for next gen radar module.
- Bring up of new chip design. Python scripting of automation test procedures.
- Reviewing next generation chip designs with external suppliers.
- EMC & environmental radiated testing to meet FCC and ETSI standards.
Infineon, Munich June 21 – Feb 23
Application Engineer
- -
- - - - -
- - - -
- -
Simulation study(ADS 2021) into effects of ESD strikes on front end of mobile devices.
Harmonic, IMD, plus other measurements on component level TVS devices both measured
and simulated(harmonic balance simulation).
Maintaining customer technical relations by aligning with sales and marketing.
Customer technical problem solving and offering speedy solutions to open questions. Developing PCB for customers samples using Altium SW.
Maintaining good alignment with sales and marketing to meet the business line road map. Detailed study into technical equipment required for future lab measurement facilities.
Pharrowtech, Belgium
Intel Corporation, Munich
RF Research Consultant, Mixed signal RFADC Post silicon verification of sigma delta ADC .
Noise transfer function analysis.
Spur measurements.
Sept 20 – May 21
Jan 17 – May 20
mmwave 60GHz transceiver development mixed signal interfacing.
Altium pcb designing schematics, building component database and routing 7 layer boards.
Python test scripting for full chip characterization with instrument control.
32bit ARM STM microcontroller firmware development
Post silicon verification of Tx multiband 2G,3G,4G and 5G chipsets.
- 5G NR bring up, TX monitoring of Quality ACLR,EVM, SEM etc. Advice to RFIC design on chip iterations for new tape outs.
- Power measurement PA coupler loop characterization in Matlab
- Envelope tracking characterization and optimization
- Full RAT verification to 3GPP

Sprachen

DeutschGrundkenntnisseEnglischMuttersprache

Kontaktanfrage

Einloggen & anfragen.

Das Kontaktformular ist nur für eingeloggte Nutzer verfügbar.

RegistrierenAnmelden